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Selective-Area High-Quality Germanium Growth
for Monolithic Integrated Optoelectronics
Hyun-Yong Yu, Jin-Hong Park, Ali K. Okyay, and Krishna C. Saraswat
Abstract—Selective-area germanium (Ge) layer on silicon (Si)
is desired to realize the advanced Ge devices integrated with
Si very-large-scale-integration (VLSI) components. We demon-
strate the area-dependent high-quality Ge growth on Si sub-
strate through SiO2 windows. The combination of area-dependent
growth and multistep deposition/hydrogen annealing cycles has
effectively reduced the surface roughness and the threading dislo-
cation density. Low root-mean-square surface roughness of 0.6 nm
is confirmed by atomic-force-microscope analysis. Low defect den-
sity in the area-dependent grown Ge layer is measured to be as low
as 1 × 107 cm−2 by plan-view transmission-electron-miscroscope
analysis. In addition, the excellent metal–semiconductor–metal
photodiode characteristics are shown on the grown Ge layer to
open up a possibility to merge Ge optoelectronics with Si VLSI.
Index Terms—Area dependent, germanium, monolithic,
optoelectronics.
I. INTRODUCTION
A FTER the development of low-loss and low-dispersionsilica fibers, III–V compound lasers, and Ge photode-
tectors, photonics research has focused on the demonstration
of individual devices for wideband and multifunctional optical
signal processing [1]. Because the growing photonics market
requires more functionality and lower cost, photonic circuitry
is desired to be monolithically integrated and to utilize the
CMOS processing and low-cost substrates. Germanium and Si
CMOS-compatible materials have thus been a natural choice
for lower cost platforms [1], [2] and process integration with
III–V optoelectronics. Ge emerges as a multifunctional material
for the electronic–photonic integration on Si platform, due to its
III–V and CMOS compatibility, and direct band-gap energy in
the telecommunication wavelengths. The integration of III–V
and Ge photonic components onto Si CMOS chips is the
shortest route for meeting market expectations.
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The direct growth of Ge on Si is hampered by 4.2% lattice
mismatch resulting in high density of dislocations and sur-
face roughness. Graded SiGe and superlattice buffer layers
are shown to reduce the dislocation density [3]–[9]. Very
high temperature molecular beam epitaxy growth is known
to confine threading dislocation near the Ge/Si interface [10].
In addition, full-wafer Ge growth on Si without annealing is
also suggested to implement high-quality Ge growth [11], [12].
Moreover, necking method is shown to reduce defects where
Ge is grown in SiO2 trenches on Si, and the defects are arrested
by the sidewalls of SiO2 [13]. However, some of them require
very thick buffer layer and complex process, and others have
difficulty in obtaining single-crystal Ge layers with smooth
surface.
In this letter, we report area-dependent multistep deposition/
hydrogen annealing technique for Ge layers on Si. Transmis-
sion electron miscroscope (TEM) analysis and atomic-force-
microscope surface morphology studies indicate that this
technique yields Ge layers with very low dislocation den-
sity and surface roughness. In addition, the excellent metal–
semiconductor–metal (MSM) photodiode characteristics are
shown on the grown Ge layer to confirm the electronic–
photonic integration on Si platform.
II. EXPERIMENT
A 300-nm-thick thermally grown SiO2 film was patterned
by dry etch followed by wet etch to define desired locations
for Ge growth. Samples were dipped in 50 : 1 H2O:HF for
30 s and immediately loaded into a cold-wall Applied Materials
Centura epitaxial reactor. A hydrogen bake at 900 ◦C was
carried out to remove any native oxide on Si surface. A very
thin Si epilayer was first grown using dichlorosilane (DCS) at
700 ◦C to improve the final film quality. DCS provides good
selectivity to SiO2, allowing the thin Si layer to be selectively
grown only on Si surface. Using SiO2 as a masking pattern, Ge
films were epitaxially grown using GeH4 and H2 as carrier gas.
A 400-nm-thich Ge film was initially grown at 400 ◦C and 8 Pa.
The initial Ge film is annealed in H2 ambient for 30 min at
825 ◦C, which is known to reduce surface roughness and
defects of the epigrown layer [14]. The growth temperature was
increased to 600 ◦C for the following Ge layer followed by a
15-min H2 bake at 800 ◦C. This grow–anneal cycle is repeated
until the desired epilayer thickness is reached.
III. RESULTS AND DISCUSSION
The growth rate varies along different crystal directions. This
was verified by cross-sectional SEM images in Fig. 1(a) and
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Fig. 1. Cross-sectional SEM images for growth temperatures of (a) 400 ◦C
and (b) 600 ◦C with SiO2 windows of 15 µm. SEM images of selectively grown
Ge layers in (c) 2- and (d) 15-µm SiO2 window sizes showing 2.1- and 3.83-µm
thicknesses of the grown films.
(b) for films grown at 400 ◦C and 600 ◦C, respectively. At
400 ◦C, the growth rates along 〈100〉 and 〈113〉 directions
are 30 and 3 nm/min, respectively, determined by SEM film
thickness measurements for different growth times. Therefore,
〈100〉 growth dominates at 400 ◦C, resulting films exhibiting
facets with {113} surfaces. When the growth temperature was
raised to 600 ◦C, however, significant deposition on {113}
facets, along with 〈100〉 direction, was observed. The measured
growth rates at 600 ◦C, are 60 and 12 nm/min along 〈100〉
and 〈113〉, respectively. SEM images in Fig. 1(c) and (d) show
that the film thickness at the center of the growth opening is
dependent on the size of the opening in the SiO2 masking layer,
keeping other conditions unchanged. Fig. 1(c), having a 2-µm
window size resulted in a thinner layer showing pyramid shape,
as compared with Fig. 1(d), which has a window size of 15 µm
with a truncated-pyramid shape. SEM images in Fig. 1(c) and
(d) exemplify that the film thickness and shape depend on the
size of the opening in the SiO2 masking layer, other conditions
remaining unchanged. Fig. 1(c), having a 2-µm window size,
shows a pyramid-shaped layer with a thickness of 2.1 µm, as
compared with Fig. 1(d), which has a window size of 15 µm and
exhibits a 3.83-µm-thick truncated-pyramid shape. A complete
growth rate polar diagram could not be determined due to
limited starting surface orientations. However, our estimations
employing Wulff construction and the growth rates determined
for 400 ◦C and 600 ◦C are in good agreement with experimental
results [15].
The rough surface of as-deposited Ge film on Si was consid-
erably smoothed after high temperature hydrogen annealing at
825 ◦C. Measured surface root-mean-square (RMS) roughness
significantly dropped from 9.5 to 3.9 nm. These results are in
good agreement with the suggested surface roughness reduction
model explained in [12]. Resulting RMS surface roughness
values after each deposition/hydrogen-annealing cycle are plot-
ted in Fig. 2. After each deposition and annealing, the surface
becomes smoother. After the fourth cycle, surface roughness
reaches 0.61 nm, which is one of the lowest values without
chemical mechanical planarization process for selective het-
eroepitaxial growth of Ge on Si [16], [17].
Fig. 2. RMS surface roughness as a function of Ge growth thickness after
each Ge deposition and annealing cycle.
Fig. 3. (a) Cross-sectional TEM image of epi-Ge layer by using selective
Multiple Hydrogen Annealing for Heteroepitaxy technique. (b) High-resolution
image at the interface between Ge layer and SiO2 sidewall. (c) High-resolution
image at the interface between the Ge layer and the Si substrate.
Cross-sectional TEM images were obtained to better
understand Ge crystal defects originating from 4.2% lattice
mismatch. High-resolution TEM images in Fig. 3 show high-
quality Ge films grown selectively in patterned SiO2 windows.
Defects can be found only in the first 60-nm-thick region
from the Ge and Si interface. Since most defects are confined
within the first 60 nm, growing a high-quality epi-Ge layer
with much smaller overall thickness was possible [13], [18].
The SiO2 sidewalls provide termination for dislocations. The
rearrangement of Ge atoms will facilitate dislocations to glide
to the Ge and SiO2 interface and to be annihilated. Multistep
Ge deposition/hydrogen-annealing cycles result in very low
defect density films. Plan-view TEM analysis yields threading
dislocation density counts as low as 1 × 107 cm−2.
In order to confirm the electronic–photonic integration on a
Si platform, interdigitated MSM photodetectors were fabricated
on the area-controlled grown Ge layers. A low temperature
chemical-vapor-deposited oxide layer was used as surface pas-
sivation. However, this oxide thickness is not optimized for
the antireflection coating. Fifteen-nanometer Ti and 35-nm
Au electrodes were sequentially deposited by electron-beam
evaporation and patterned by liftoff technique to form Schottky
contacts [23]. Fig. 4(a) shows the measured current–voltage
(I–V ) characteristic under the dark, showing decent Schottky
behavior. The measured dark current density is 32 mA/cm2 at
1 V. Although doped junctions are shown to exhibit low dark
current values [19], [20], this is one of lowest reported dark
current density values among the Ge MSM photodiodes [21],
[22]. Such low dark current density figures also verify very
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Fig. 4. (a) Dark current versus reverse bias curves of MSM photodetectors.
(b) Photodetector responsivity at λ = 1.55 µm versus reverse bias for the MSM
Ge photodetectors.
low defect density Ge films. Detector responsivity values were
measured at a 1550-nm wavelength, as plotted in Fig. 4(b).
We calculated the absorption coefficient (1000 cm−1) at
1550 nm from the measured photocurrent, assuming 90% inter-
nal quantum efficiency and correcting for the reflection from the
surface. Photocurrent rapidly increases until around 0.6-V bias
when the surface of the semiconductor is completely depleted.
Photocurrent continues to rise with applied bias owing to de-
pletion region extending deeper and allowing the collection of
more photogenerated carriers.
IV. CONCLUSION
In conclusion, we have demonstrated very high quality Ge
growth technique on Si. The combination of area-controlled
growth through SiO2 window and multistep deposition/
hydrogen-annealing cycle technique can be used to reduce the
dislocation density and the surface roughness. Ge MSM pho-
todiode characteristics fabricated on grown Ge layer promises
the electronic–photonic integration on a Si very-large-scale-
integration platform.
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